

INTERNATIONAL STANDARD

**Ferrite cores - Guidelines on dimensions and the limits of surface irregularities -
Part 9: Planar cores**

CONTENTS

FOREWORD	3
INTRODUCTION	5
1 Scope	6
2 Normative references	6
3 Terms and definitions	6
4 Primary dimensions	6
4.1 Planar shapes and dimensions	6
4.2 Dimensions and effective parameters of planar EL-core and mating PLT-core	7
4.3 Dimensions and effective parameters of low-profile E-core and mating PLT-core	10
4.4 Dimensions and effective parameters of low-profile ER-core and mating PLT-core	12
5 Limits of surface irregularities	15
5.1 General	15
5.2 Examples of surface irregularities	15
5.3 Chips and ragged edges	16
5.3.1 General	16
5.3.2 Chips and ragged edges on the mating surfaces	16
5.3.3 Chips and ragged edges on other surfaces	17
5.4 Cracks	19
5.5 Flash	19
5.6 Pull-outs	19
5.7 Crystallites	22
5.8 Pores	23
Annex A (informative) Low-profile core design	25
A.1 General design	25
A.2 EL-core design	25
A.3 ER-core design	26
Annex B (informative) Reference values of allowable areas of chips	28
Bibliography	30
Figure 1 – Planar EL-core and mating PLT-core	7
Figure 2 – Low-profile E-core and mating PLT-core	10
Figure 3 – Low-profile ER-core and mating PLT-core	12
Figure 4 – Examples of surface irregularities for planar EL-core	15
Figure 5 – Examples of surface irregularities for low-profile E-core	15
Figure 6 – Examples of surface irregularities for low-profile ER-core	16
Figure 7 – Chip location for planar EL-core	16
Figure 8 – Chip location for low-profile E-core	16
Figure 9 – Chip location for low-profile ER-core	17
Figure 10 – Cracks and pull-out location for planar EL-core	19
Figure 11 – Cracks and pull-out location for low-profile E-core	20
Figure 12 – Cracks and pull-out location for low-profile ER-core	20

Figure 13 – Reference dimensions for EL-core	20
Figure 14 – Reference dimensions for E-core	21
Figure 15 – Reference dimensions for ER-core	22
Figure 16 – Example of the location of a crystallite on planar EL-core.....	23
Figure 17 – Example of the location of a crystallite on low-profile E-core	23
Figure 18 – Example of the location of a crystallite on low-profile ER-core.....	23
Figure 19 – Example of the location of a pore on planar EL-core	24
Figure 20 – Example of the location of a pore on low-profile E-core	24
Figure 21 – Example of the location of a pore on low-profile ER-core.....	24
Table 1 – Dimensions of planar EL-core EL and mating PLT-core	8
Table 2 – Effective parameter values and A_{\min} values.....	9
Table 3 – Dimensions of low-profile E-core and mating PLT-core.....	10
Table 4 – Effective parameter values and A_{\min} values.....	11
Table 5 – Dimensions of low-profile ER-core and mating PLT-core	12
Table 6 – Effective parameter values and A_{\min} values.....	14
Table 7 – Area and length reference for visual inspection	18
Table 8 – Limits of cracks for planar EL-core	21
Table 9 – Limits of cracks for low-profile E-core.....	21
Table 10 – Limits of cracks for low-profile ER-core	22
Table A.1 – Sizes and design ratios for ER-core	27
Table B.1 – Allowable areas of chips for planar EL-core	28
Table B.2 – Allowable areas of chips for low-profile E-core	28
Table B.3 – Allowable areas of chips for low-profile ER-core	29

INTERNATIONAL ELECTROTECHNICAL COMMISSION

Ferrite cores - Guidelines on dimensions and the limits of surface irregularities - Part 9: Planar cores

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). IEC takes no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at <https://patents.iec.ch>. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 63093-9 has been prepared by IEC technical committee 51: Magnetic components, ferrite and magnetic powder materials. It is an International Standard.

This second edition cancels and replaces the first edition published in 2020. This edition constitutes a technical revision.

This edition includes the following significant technical changes with respect to the previous edition:

- a) correction of some numbers in Table 2;
- b) amendment of Table 6 following IEC 60205.

The text of this International Standard is based on the following documents:

Draft	Report on voting
51/1587/FDIS	51/1600/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/publications.

A list of all parts in the IEC 63211 series, published under the general title *Ferrite cores - guidelines on dimensions and the limits of surface irregularities*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn, or
- revised.

INTRODUCTION

Today, DC-to-DC converter power supplies increasingly employ transformers and chokes, the windings of which are made of multi-layer printed circuit boards or are constructed in the motherboard, rather than the transformers wound by conventional copper wires. This document specifies the optimum shapes and dimensions of cores for surface mounted devices (SMDs) and of cores for which the windings are constructed in the motherboard. The motherboard has slots cut out to accept the ferrite cores. This is called the total integration in a multi-layer motherboard. The core shape specified in this document satisfies the demand for lower profile as well as for smaller floor space.

The relations between the main dimensions of planar E-, ER- and EL-cores differ from those of standard cores. For example, the width of planar cores is larger while the total height is much smaller. Also, the thickness of the legs is in most cases smaller than compared to standard cores. Therefore, the concept of fixed reference dimensions to determine the length of crack limits yields crack lengths which are not acceptable for this type of core. This document follows another concept which relates the crack length to dimensions of the surface on which the crack occurs.

Also, the concept to determine the maximum area of chips based on the total mating surface fails in the case of planar cores. The outer legs of planar cores are much thinner than those of standard cores which makes overlapping and gluing much more difficult. A single chip of maximum size on the outer leg can affect the functionality of the core set. Therefore, this document uses as a reference the mating surface on which the chip occurs.

Windings of planar cores are often PCBs which are glued to the inner surfaces of the planar core. For this reason, it is important that the inner surfaces of the planar cores have a better quality than the inner surfaces of standard cores. This was taken into account by reducing the maximum allowable area of pull-outs in the inner surfaces.

1 Scope

This part of IEC 63093 specifies the shapes and dimensions of ferrite cores for inductive components (transformers and chokes), designed to employ coils that are made of multi-layer boards, or coils that are part of the motherboard, or flat conductor coils that are helically wound. This part also gives the effective parameter values used in magnetic calculations for such planar cores. In addition, this document gives guidelines on allowable limits of surface irregularities applicable for planar cores.

This document is considered as a sectional specification useful in the negotiation between ferrite core suppliers and users about surface irregularities.

The general consideration upon which the design of this range of cores is based is given in Annex A.

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60205, *Calculation of the effective parameters of magnetic piece parts*

IEC 60401-1, *Terms and nomenclature for cores made of magnetically soft ferrites - Part 1: Terms used for physical irregularities and reference of dimensions*

IEC 63093-1, *Ferrite cores - Guidelines on dimensions and the limits of surface irregularities - Part 1: General specification*

Bibliography

IEC 63093-4, *Ferrite cores - Guidelines on dimensions and the limits of surface irregularities - Part 4: RM-cores*
